



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/804,051	03/12/2001	Salman Akram	MIO 0069 PA	7513
7590	11/03/2004		EXAMINER	
Killworth, Gottman, Hagan & Schaeff, L.L.P. One Dayton Centre, Suite 500 Dayton, OH 45402-2023			MITCHELL, JAMES M	
			ART UNIT	PAPER NUMBER
			2813	

DATE MAILED: 11/03/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

**Office Action Summary**

Application No.

09/804,051

Applicant(s)

AKRAM ET AL.

Examiner

James M. Mitchell

Art Unit

2813

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 08 March 2004.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 2,5-9,25-43 and 45-57 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 2,5-9,25-43 and 45-57 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date 7/16/04.
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_\_.

### DETAILED ACTION

1. This office action is in response to the amendment filed March 8, 2004.

#### ***Claim Rejections - 35 USC § 102***

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –31

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

3. Claim 8 is rejected under 35 U.S.C. 102(e) is anticipated by Akram (US 6,300,163).
4. Akram (Fig 3) discloses a multiple die semiconductor assembly comprising:  
a first semiconductor die (32) having a first active surface, said first active surface including at least one conductive bond pad (not labeled; connected to wire);  
a second semiconductor die defining a second active surface, said second active surface including at least one conductive bond pad; an intermediate substrate (12) positioned between said first active surface (top portion) of said first semiconductor die and said second active surface of said second semiconductor die such that a first surface of said intermediate substrate (bottom) faces said first active surface and such that a second surface (top portion) of said intermediate substrate faces said second active surface (bottom portion), wherein said intermediate substrate includes a net-work of conductive contact (PCB comprises contacts on a dielectric material) , said first

Art Unit: 2813

semiconductor die is electrically coupled to said intermediate substrate by at least one topographic contact (i.e. wires , 31) extending from said first active surface to said first surface of said intermediate substrate, and said second semiconductor die is electrically coupled to said intermediate substrate by at least one topographic contact (37) extending from said second active surface to said second surface of said intermediate substrate.

5. Claim 5 is rejected under 35 U.S.C. 102(e) is anticipated by Akram '573 (US 20020079573).

6. Akram '573 (Fig 3) discloses (cl.5) a multiple die semiconductor assembly comprising: a first semiconductor die (12) defining a first active surface (portion in contact with wire; not labeled), said first active surface including at least an inherent one conductive bond pad (i.e. portion along die connected to wire; not labeled); a second semiconductor die (212) defining a second active surface (portion in contact with wire; not labeled), said second active surface including at least one conductive bond pad (not shown); an intermediate substrate (214) positioned between said second semiconductor die and said first active surface of said first semiconductor die such that a first surface (i.e. bottom portion) of said intermediate substrate faces said first active surface and such that a second surface (i.e. top portion) of said intermediate substrate faces said second semiconductor die, wherein said intermediate substrate includes a network of conductive contacts formed thereon (i.e. PCB), said intermediate substrate defines a passage (not labeled) there through, said first semiconductor die is secured to said first

Art Unit: 2813

surface of said intermediate substrate such that said conductive bond pad of said first semiconductor die is aligned with said passage, and said first semiconductor die is electrically coupled to said intermediate substrate by at least one conductive line (18; wire) extending from said conductive bond pad of said first semiconductor die through said passage defined in said intermediate substrate and to a conductive contact on said second surface of said intermediate substrate; and an additional substrate (214) positioned such that a first surface (i.e. bottom portion) of said additional substrate faces said second active surface of said second semiconductor die and such that said first surface of said additional substrate opposes said second surface of said intermediate substrate, wherein said additional substrate includes a network of conductive contacts formed thereon (i.e. boards with contacts, not labeled, connected to wires), said additional substrate define an additional passage there through, said second semiconductor die is secured to said first surface of said additional substrate such that said conductive bond pad of said second semiconductor die is aligned with said additional passage, and said second semiconductor die is electrically coupled to said additional substrate by at least one conductive line (wire; not labeled) extending from said conductive bond pad of said second semiconductor die through said additional passage defined in said additional substrate and to a conductive contact ( i.e. contacts on board in COB configuration) on a second surface of said additional substrate.

***Claim Rejections - 35 USC § 103***

7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

8. Claims 6,9, 55 are rejected under 35 U.S.C. 103(a) as being unpatentable over Akram (U.S. 6,300,163) and further in combination with Suzuki et al (US 5,532,910).

9. Akram discloses the elements stated in paragraph 4 of this office action, but does not appear to disclose at least one decoupling capacitor conductively coupled to at least one of said first and second semiconductor dies, wherein a thickness dimension of said decoupling capacitor is accommodated in a space defined by a thickness dimension of one of said first semiconductor die, said second semiconductor die, a topographic contact conductively coupled to said first semiconductor die, and a topographic contact conductively coupled to said second semiconductor die.

10. However Suzuki utilizes a decoupling capacitor accommodated in a space coupled to a die Suzuki (Col. 1, Lines 48).

11. It would have been obvious to one of ordinary skill in the art to incorporate a decoupling capacitor in the package of Akram, such the capacitor coupled to a die and is accommodated in a space defined by a thickness dimension (i.e. understood to mean any where in the package, because the space in the thickness dimension is defined by

Art Unit: 2813

planes that extend in all directions, i.e. X, Y, Z, which will cross anywhere in the package), in order to remove noise as taught by Suzuki (Col. 1, Lines 48).

12. Claim 7, 49, 50-52,54 and 56 are rejected under 35 U.S.C. 103(a) as being unpatentable over Akram (U.S. 2002/0079573) in combination with Suzuki et al (US 5,532,910).

13. Akram' 573 (Fig 3) discloses the elements stated in paragraph 6 of this office action and further a third intermediate substrate (214; i.e. above the other substrates), positioned such that first surface (bottom portion; alternatively the top portion) of the third substrate faces said second surface of the additional substrate with the intermediate substrate electrically coupled by at least one topographic contact extending from said second surface of the third substrate to the first surface of the intermediate substrate(i.e. item 132, 232) to the third substrate, but does not appear to disclose at least one decoupling capacitor conductively coupled to at least one of said first and second semiconductor dies, wherein a thickness dimension of said decoupling capacitor is accommodated in a space defined by a thickness dimension of one of said first semiconductor die, said second semiconductor die, a topographic contact conductively coupled to said first semiconductor die, and a topographic contact conductively coupled to said second semiconductor die.

14. However Suzuki utilizes a decoupling capacitor accommodated in a space coupled to a die.

Art Unit: 2813

15. It would have been obvious to one of ordinary skill in the art to incorporate a decoupling capacitor in the package of Akram' 573, such the capacitor coupled to a die and is accommodated in a space defined by a thickness dimension (i.e. understood to mean any where in the package, because the space in the thickness dimension is defined by planes that extend in all directions, i.e. X, Y, Z, which will cross anywhere in the package) or mount on the third intermediate substrate, in order to remove noise as taught by Suzuki (Col. 1, Lines 48).

16. Furthermore, with respect to the rearrangements of the capacitors, absent some teaching of criticality it would have been an obvious matter of design choice to place the capacitor anywhere in the package as long as it was coupled to the dies in order to reduce noise. *See In re Kuhle*, 526 F.2d 553, 188 USPQ 7 (CCPA 1975) (the particular placement of a contact in a conductivity measuring device was held to be an obvious matter of design choice); *See also In re Japikse*, 181 F.2d 1019, 86 USPQ 70 (CCPA 1950) (Claims to a hydraulic power press which read on the prior art except with regard to the position of the starting switch were held unpatentable because shifting the position of the starting switch would not have modified the operation of the device.); However, "The mere fact that a worker in the art could rearrange the parts of the reference device to meet the terms of the claims on appeal is not by itself sufficient to support a finding of obviousness.

17. Claims 53 is rejected under 35 U.S.C. 103(a) as being unpatentable over Akram (U.S. 2002/0079573) and Suzuki et al (US 5,532,910) as applied to claim 7 and further in combination with Spielberger et al. (U.S. 6,005,778).



Art Unit: 2813

18. Neither Akram nor Suzuki appears to show the use of a pair of capacitors.

19. Spielberg (Fig 5) utilizes a pair of capacitors.

20. It would have been obvious to one of ordinary skill in the art to incorporate a pair of capacitor to the modified package of Akram and Suzuki to further reduce propagation delays as taught by Spielberg (Col. 1, Lines 37-43).

21. Claims 2, 6, 25-43, and 45-46, 48 and 57 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yenkareshwaran (US 6,388,336) in combination with Suzuki et al (US 5,532,910).

22. Yenkareshwaran (Fig 2) a multiple die semiconductor assembly comprising: a first semiconductor die (21a; alternately the second die because 1<sup>st</sup>, 2nd are subjective relational terms that defined by the person viewing it) defining a first active surface including at least one conductive bond pad (21c); a second semiconductor die (25a; alternately the first die) defining a second active surface (25b), said second active surface including at least one conductive bond pad (not labeled connected to bump, 26); an intermediate substrate positioned between said first semiconductor and said second semiconductor die, such that a first surface (i.e. bottom surface; alternatively the top surface) of said intermediate substrate faces said first semiconductor die and such that a second surface (i.e. top portion; alternatively the bottom surface) of said intermediate substrate faces said second semiconductor die, wherein said intermediate substrate defines a passage there through and one of said die is positioned such that

said conductive bond pad (21c) on one of first and second active surfaces is aligned with passage; (cl. 6) further discloses a first surface (bottom portion) of the intermediate substrate facing an active surface (in contact with pad 21c) and the second surface (top) of the substrate faces the second active surface of the second die ( i.e. flip chip), 25a) with the conductive line (24) extending from said conductive pad of the second die through said passage defined in said intermediate substrate, and to contact on said first surface of said intermediate substrate; (cl. 25, 27) with 1st/2nd die comprising a flip chip (25a); (cl. 26,28) with topographic contacts,(26) extending between inherent pads of active surface (i.e. underneath bump, 26; not labeled); (cl. 29) with a first die comprises a stacked chip (21a) secured (23a) to the intermediate substrate; (cl. 30) conductive lines (24, 26) extending from said conductive bond pads on said first active surface to conductive contacts on said second surface of said intermediate substrate; (cl. 31) further discloses conductive bond pad (21c) on said second active surface is aligned with said passage; (cl. 33) and said first semiconductor die is electrically coupled to said intermediate substrate and said second semiconductor die is electrically (items 26,24) coupled to said intermediate substrate; (cl. 34) and said first semiconductor die is electrically coupled to said second semiconductor die( i.e. both dies connected to item 22a); (cl. 35,36) wherein said first/second semiconductor die (21a) is electrically coupled to said intermediate substrate by at least one conductive line (24) extending from said conductive bond pad of said first semiconductor die through said passage defined in said intermediate substrate and to said second surface of said intermediate substrate; (cl. 37, 39) said assembly further comprises an underfill/ encapsulant material

(27) formed over said first surface of said intermediate substrate; (cl. 38, 40) said assembly further comprises an underfill material formed between said first semiconductor die and said first surface of said intermediate substrate; (cl. 41) and an encapsulant (27) formed over said first semiconductor die and said first surface of said intermediate substrate and between said first semiconductor die and said first surface of said intermediate substrate; (cl. 42) and an encapsulant (27) formed over said second semiconductor die (25a,21a); (cl. 43) and a die attach adhesive (23a) positioned to secure said second semiconductor die to said second surface of said intermediate substrate.

23. Yenkareshwaran does not appear to show a decoupling capacitor conductively coupled to at least one of said first and second dies, wherein the thickness dimension of the capacitor is accommodated in a space defined by a thickness dimension of one of first and second die or topographic contact connected to a first or second die.

24. However Suzuki utilizes a decoupling capacitor accommodated in a space coupled to a die.

25. It would have been obvious to one of ordinary skill in the art to incorporate a decoupling capacitor in the package of Yenkareshwaran, such the capacitor coupled to a die and is accommodated in a space defined by a thickness dimension (i.e. understood to mean any where in the package, because the space in the thickness dimension is defined by planes that extend in all directions, i.e. X, Y, Z, which will cross anywhere in the package), in order to remove noise as taught by Suzuki (Col. 1, Lines 48).

26. Claims 47 is rejected under 35 U.S.C. 103(a) as being unpatentable over Yenkareshwaran (US 6,388,336) and Suzuki et al (US 5,532,910) as applied to claim 6 and further in combination with Spielberg et al. (U.S. 6,005,778).

27. Neither Yenkareshwaran nor Suzuki appears to show the use of a pair of capacitors.

28. Spielberg (Fig 5) utilizes a pair of capacitors.

29. It would have been obvious to one of ordinary skill in the art to incorporate a pair of capacitor to the modified package of Yenkareshwaran and Suzuki to further reduce propagation delays as taught by Spielberg (Col. 1, Lines 37-43).

### ***Response to Arguments***

30. Applicant's arguments filed March 8, 2004 have been fully considered. With respect to its arguments based on the thickness dimension of the capacitor being accommodated in the thickness dimension of one of the die or contact contacts etc. is not persuasive; however applicant's new argument based on newly added limitation of the intermediate substrate including a network of conductive contacts is moot in view of the new rejection.

31. The claim language of the thickness dimension of the capacitor being accommodated in the thickness dimension of another component does not define the physical location of the capacitor, because applicant has failed to establish how the capacitor is accommodated in the dimension of another component. Similarly, applicant

has not provided guidance through a special definition in its specification. Thus, the location of the capacitor is broadly interpreted to mean along any plane that crosses within the thickness of an object. Because a plane's dimension can be any combination of coordinates (X, Y, Z etc.), which extends to any point in a package, applicant has failed to impart a precise location for the capacitor. As such, it is reasonable to interpret a capacitor placed in any location in a package to be within the scope of applicant's claim. This position is further reinforced by the fact that the location of the capacitor is not critical as evidenced by the fact that the capacitor could either be in the thickness dimension of one of the first and second dies or one of the topographic contacts of the dies.

### ***Conclusion***

32. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Most notably, Sugano (U.S. 5,334,875), Hirashima et al. (U.S. 6,335,566).

The prior art disclose in Sugano the use of a capacitor in a stacked package to reduce noise, and in Hirashima the use of a plurality of capacitors to reduce noise.

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).


A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within

TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to James M. Mitchell whose telephone number is (571) 272-1931. The examiner can normally be reached on M-F 8:00-4:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Carl Whitehead Jr. can be reached on (571) 272-1702. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

  
CARL WHITEHEAD, JR.  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2800

Application/Control Number: 09/804,051

Page 14

Art Unit: 2813

Jmm

October 15, 2004

A large, stylized handwritten signature in black ink, consisting of several overlapping loops and a long, sweeping tail that extends downwards and to the left.